

CDP1823C/3

High-Reliability CMOS 128-Word x 8-Bit Static RAM

March 1997

Features

- For Applications in Aerospace, Military, and Critical Industrial Equipment
- Compatible with CDP1800-Series Microprocessors at Maximum Speed
- Interfaces with CDP1800-Series Microprocessors without Additional Components
- Fast Access Time
- At V_{DD} = 5V, +25°C275ns
- Single Voltage Supply
- Common Data Inputs and Outputs
- Multiple Chip Select Inputs to Simplify Memory System Expansion
- Memory Retention for Standby Battery Voltage Down to 2V at 25°C
- Latch-Up-Free Transient Radiation Tolerance

Ordering Information

PACKAGE	TEMP. RANGE	PART NUMBER (5V)	PKG. NO.
SBDIP	-55°C to +125°C	CDP1823CD3	D24.6

Description

The CDP1823C/3 is a 128 word x 8-bit CMOS/SOS static random access memory. It is compatible with the CDP1802, CDP1804, CDP1805, and CDP1806 microprocessors, and will interface directly without additional components. The CDP1823C has a recommended operating voltage range of 4V to 6.5V.


The CDP1823C memory has 8 common data input and data output terminals for direct connection to a bidirectional data bus and is operated from a single voltage supply. Five chip select inputs are provided to simplify memory system expansion. In order to enable the CDP1823C, the chip select inputs $\overline{\text{CS2}}$, $\overline{\text{CS3}}$, and $\overline{\text{CS5}}$ require a low input signal, and the chip select inputs CS1 and CS4 require a high input signal.

The MRD signal enables all 8 output drivers when in the low state and should be in a high state during a write cycle.

After valid data appear at the output, the address inputs may be changed immediately. Output data will be valid until either the $\overline{\text{MRD}}$ signal goes high, the device is deselected, or t_{AA} (access time) after address changes.

Pinout

CDP1823C/3 (SBDIP) TOP VIEW



CDP1823C/3

OPERATIONAL MODES

FUNCTION	MRD	MWR	CS1	CS2	CS3	CS4	CS5	BUS TERMINAL STATE
Read	0	Х	1	0	0	1	0	Storage State of Addressed Word
Write	1	0	1	0	0	1	0	Input High Impedance
Standby	1	1	1	0	0	1	0	High Impedance
Not Selected	X X X X	X X X X	0 X X X	X 1 X X	X X 1 X	X X X 0 X	X X X X	High Impedance

NO.	TE:

^{1.} Logic 1 = High, Logic 0 = Low, X = Don't Care.

CDP1823C/3

Absolute Maximum Ratings

DC Supply Voltage Range, (V_{DD}) (All Voltages Referenced to V_{SS} Terminal) CDP1823C/3-0.5V to +7V Input Voltage Range, All Inputs-0.5V to $V_{\rm DD}$ +0.5V DC Input Current, Any One Input $\pm 10 {\rm mA}$

Thermal Resistance (Typical)	θ_{JA} (oC/W)	θ_{JC} (oC/W)
SBDIP Package	60	17
Maximum Operating Temperature Range	$(T_A) \dots -55^{C}$	°C to +125°C
Maximum Storage Temperature Range (T	65 ^c	°C to +150°C
Maximum Lead Temperature (During Solo	dering)	+265 ^o C
Maximum Junction Temperature		+150 ^o C

Recommended Operating Conditions At T_A = Full Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

Thermal Information

	LIM	LIMITS		
PARAMETER	MIN	MAX	UNITS	
Supply Voltage Range	4	6.5	V	
Recommended Input Voltage Range	V _{SS}	V _{DD}	V	

Static Electrical Specifications $V_{DD} = 5V \pm 5\%$

		CONDITIONS				LIM	IITS		
		v _o	V _{IN}	V _{DD}	-55°C,	-55°C, +25°C +125°C		o°C	
PARAMETER		(V)	(V)	(V)	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current (Note 1)	I _{DD}	-	0, 5	5	-	270	-	1000	μΑ
Output Low (Sink) Current (Note 1)	l _{OL}	0.4	0, 5	5	2.7	-	1.5	-	mA
Output High (Source) Current (Note 1)	I _{OH}	4.6	0, 5	5	-	-1.3	-	-0.7	mA
Output Voltage Low-Level	V _{OL}	-	0, 5	5	-	0.1	-	0.1	V
Output Voltage High-Level	V _{OH}	-	0, 5	5	V _{DD} - 0.1	-	V _{DD} - 0.1	-	V
Input Low Voltage	V _{IL}	0.5, 4.5	-	5	-	0.3 V _{DD}	-	0.3 V _{DD}	V
Input High Voltage	V_{IH}	0.5, 4.5	-	5	0.7 V _{DD}	-	0.7 V _{DD}	-	V
Input Leakage Current (Note 1)	I _{IN}	-	0, 5	5	-	±2.6	-	±10	μΑ
Operating Current (Note 1)	I _{DD1}	-	0, 5	5	-	5	-	10	mA
Three-State Output Leakage Current	I _{OUT}	0, 5	0, 5	5	-	±2.6	-	±10	μΑ
Input Capacitance	C _{IN}	-	-	-	-	7.5	-	7.5	pF
Output Capacitance	C _{OUT}	-	-	-	-	15	-	15	pF

NOTE:

Read Cycle Dynamic Electrical Specifications t_R , t_F = 10ns, C_L = 50pF

		ı		LIM	IITS		
		V	+25°C	, -55 ^o C	+12	5°C	
PARAMETER	SYMBOL	V _{DD} (V)	MIN	MAX	MIN	MAX	UNITS
Read Cycle	t _{RC}	5	360	-	505	-	ns
Access Time from Address Change (Note 1)	t _{AA}	5	-	360	-	505	ns
Access Time from Chip Select	t _{AC}	5	-	360	-	505	ns


^{1.} Limits designate 100% testing, all other limits are designer's parameters under given test conditions and do not represent 100% testing.

Read Cycle Dynamic Electrical Specifications t_R , t_F = 10ns, C_L = 50pF (Continued)

				LIM	ITS		
		V	+25°C	, -55 ^o C	+12	5°C	
PARAMETER	SYMBOL	V _{DD} (V)	MIN	MAX	MIN	MAX	UNITS
Access Time from MRD (Note 1)	t _{AM}	5	-	310	-	435	ns
Data Hold Time After Read	t _{DH}	5	50	-	70	-	ns

NOTE:

1. Limits designate 100% testing. All other limits are designer's parameters under given test conditions and do not represent 100% testing.



NOTES:

- 1. Minimum timing for valid data output. Longer times will initiate an earlier but invalid output.
- 2. MWR is high during read operation. Timing measurement reference is 0.5V_{DD}.

FIGURE 1. READ CYCLE TIMING DIAGRAM

Write Cycle Dynamic Electrical Specifications $\,t_{R},\,t_{F}$ = 10ns, C_{L} = 50pF


			LIMITS				
			+25°C,	-55°C	+125°C		
PARAMETER	SYMBOL	V _{DD} (V)	(NOTE 2) MIN	MAX	(NOTE 2) MIN	MAX	UNITS
Write Cycle	t _{WC}	5	280	-	400	-	ns
Address Setup Time (Note 1)	t _{AS}	5	70	-	100	-	ns
Address Hold Time	t _{AH}	5	70	-	100	-	ns
Write Pulse Width (Note 1)	t _{WW}	5	140	-	200	-	ns
Data to MWR Setup Time (Note 1)	t _{DS}	5	70	-	100	-	ns

Write Cycle Dynamic Electrical Specifications t_R , t_F = 10ns, C_L = 50pF (Continued)

				LIM	IITS		
			+25°C, -55°C		+125	o°C	
PARAMETER	SYMBOL	V _{DD} (V)	(NOTE 2) MIN	MAX	(NOTE 2) MIN	MAX	UNITS
Data Hold Time from MWR (Note 1)	t _{DH}	5	50	-	70	-	ns
Chip Select Setup	tcs	5	210	-	300	-	ns

NOTES:

- 1. Limits designate 100% testing. All other limits are designer's parameters under given test conditions and do not represent 100% testing.
- 2. Minimum timing to allow the indicated function to occur.



NOTE:

1. $\overline{\text{MRD}}$ must be high during write operation.

FIGURE 2. WRITE CYCLE TIMING WAVEFORMS

Data Retention Specifications

		TEST CONDITIONS			LIMITS				
		V _{DR}	V _{DD}	+25 ^o C	, -55 ^o C	+12	5°C		
PARAMETER	SYMBOL	(V)	(V)	MIN	MAX	MIN	MAX	UNITS	
Minimum Data Retention Voltage (Note 1)	V_{DR}	-	-	-	2	-	2.5	V	
Data Retention Quiescent Current	I _{DD}	2	-	-	100	-	400	μА	
Chip Deselect to Data Retention Time	t _{CDR}	-	5	450	-	650	-	ns	
Recovery to Normal Operation Time	t _{RC}	-	5	450	-	650	-	ns	

NOTE:

1. Limits designate 100% testing. All other limits are designer's parameters under given test conditions and do not represent 100% testing.






FIGURE 3. LOW V_{DD} DATA RETENTION WAVEFORMS



PACKAGE	TEMPERATURE	DURATION	V _{DD}
D	125 ⁰ C	160 Hrs	7V



NOTE:

1. A1 - A11 are division by 2 based on A0.

FIGURE 4. DYNAMIC/OPERATING BURN-IN CIRCUIT AND TIMING DIAGRAM

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com