# CDP1862C Types


# COS/MOS Color Generator Controller

# **Preliminary Data**

#### Features:

- Static silicon-gate CMOS circuitry
- Interfaces directly with CDP1802 Microprocessor
- Interfaces directly with CDP1861 Video Dispaly Controller
- Programmable background color
- Programmable video (dot) color
- Single voltage supply (4 to 6.5 volts)
- Low quiescent and operating power
- On-chip crystal controlled oscillator
- NTSC compatible color and RGB compatible

True Free .



TERMINAL ASSIGNMENT

The RCA-CDP1862C is a color generator controller designed for use in CDP1800-series microprocessor systems. It is intended for use with the RCA-CDP1861C video display controller and will interface directly with the CDP1802C/CDP1861C as shown in the system diagram below.

The CDP1862C utilizes many features of the CDP1802C and CDP1861C to simplify control and minimize the need for external components. The CDP1862C is NTSC color compatible. Red, blue and green luminance signals are also available for directly controlling the red, blue and green amplifiers of

a video monitor. A 7.15909-MHz on-chip crystal-controlled oscillator or an external 7.15909-MHz clock is used to generate multiple phases of the 3.579545-MHz color burst frequency for NTSC-compatible color. The color burst is further divided by 2 to provide system timing for the CDP1802C and the CDP1861C. This frequency (1.789773 MHz) is available at CLK OUT. Two inputs, STP (Synchronous timing pulse) and SYNC, are used to maintain system synchronization. The RESET input resets the CDP1862C and sets the background color to blue and the dot color to white





Fig. 1 - Typical CDP1802 microprocessor system using the CDP1862.

Background color: Four background colors are available. The colors are changed each time STP is pulsed high when BKG = high. The sequence is from blue to black to green to red and return to blue (see Fig. 2).



92CS-31667

Fig. 2 - Background Color Sequencing.

Dot color: Color data (RD, BD, GD) is latched internally on the high-to-low transition of  $\overline{\text{LD CLK}}$  when STP = high. Eight colors are available as shown in Table I. The color is overlayed onto the LUM IN data (video output from CDP1861C). Each

TABLE I - Color Table

RD	BD	GD	COLOR
0	0	0	Black
0	0	1	Green
0	1	0	Blue
0	1	1	Cyan
_1	0	0	Red
1	0	1	Yellow
1	1	0	Purple
1	1	1	White

color corresponds to eight horizontal bits of video information. Only the selected background color appears at the output if LUM IN = low. When used with the CDP1861C and set for the maximum resolution of 64X128,

# CDP1862C Types

1024 color blocks (8X128) are possible, and would require a 1K X 3 random-access memory storage area. This area would appear to be a write-only memory to the microprocessor because, in the programmed state, this area occupies an unique, unused 1K block of memory space. However, when it is read, this area responds to the same address space occupied by the CDP1861C refresh RAM. This is accomplished with proper decoding and requires the memory to have separate I/O lines.

The  $\overline{\text{CON}}$  input enables the RD, BD and GD input latches. After a  $\overline{\text{RESET}}$  condition, the dot color is set to white and any color change is inhibited until the  $\overline{\text{CON}}$  input is pulsed low, which normally occurs when data is written into the color map. The  $\overline{\text{CON}}$  input provides a means of inhibiting erroneous color data until the color map is properly loaded.

The color luminance (R LUM, B LUM, G LUM), color chrominance (R CHR, B CHR, G CHR), background luminance (BKG LUM), background chrominance (BKG CHR), color burst (BURST), and SYNC are combined by an external RC network to generate the composite video (see Fig. 1).

The BURST signal is normally high and oscillates at 1/2 the XTAL frequency from the low-to-high transition of  $\overline{\text{SYNC}}$  until STP = high.

The CDP1862C types are supplied in 24-lead hermetic dual-in-line side-brazed ceramic packages (D suffix), and in 24-lead dual-in-line plastic packages (E suffix).

# RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted.

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V <sub>DD</sub>	Min.	Max.	UNITS
Supply-Voltage Range (For T <sub>A</sub> = Full Package- Temperature Range)	_	4	6.5	V
Input Voltage Range	-	V <sub>SS</sub>	$V_{D\bar{D}}$	٧
Input Signal Rise or Fall Time	5		5	μs
Clock Input Frequency, f <sub>CL</sub>	5	7.15	909	MHz

# CDP1862C Types

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTA	AGE RA	NGE.	. (Vc	ഹ)																			
(Voltages reference																				_	0.5	to +7 '	٧
INPUT VOLTAGE																					JDI	D +0.5	V
DC INPUT CURREI																						±10 m	Α
POWER DISSIPATI	ON PER	PAC	KAG	E (P	n):																		
For TA = -40 to	+60°C (I	PACK	AGE	TY	PE E	)																500 ml	
For TA = +60 to +	-85°C (F	ACK	AGE	TYP	E E	)						De	rate	Li	nea	rly	at	12	mW	/ºC	to	200 ml	W
For T <sub>A</sub> = -55 to	+100°C	(PAC	KAG	E TY	/PE I	D)																500 ml	W
For TA = +100 to	+125°C	(PAC	CKAC	E T	YPE	D)						Dei	rate	Li	nea	rly	at '	12	mW	/ºC	to	200 m\	N
					–																		
<b>DEVICE DISSIPAT</b>	ION PER	R QU	TPUT	TR	ANS	IST	OF	ł															
	ION PER	R QU	TPUT	TR	ANS	IST	OF	ł														100 ml	
<b>DEVICE DISSIPAT</b>	ION PEI	R OU' GE-T	TPUT EMPI	TR RA	ANS TUR	IST E F	OF	ł												•		100 ml	w
DEVICE DISSIPAT FOR TA = FULL	ION PEI PACKA PERATU	R OU' GE-TI IRE F	TPUT EMPI	TR RA	ANS TUR (A):	IST E F	OF	R NGE	E (A	AII F	acl	<age< td=""><td>Ту</td><td>pe:</td><td>s)</td><td></td><td></td><td></td><td></td><td>–55</td><td>5 to</td><td>100 ml</td><td>w</td></age<>	Ту	pe:	s)					–55	5 to	100 ml	w
DEVICE DISSIPAT FOR TA = FULL OPERATING-TEMP	ION PER PACKA PERATU D	R OU GE TI IRE F	TPUT EMPI IANC	TR RA E (1	ANS TUR (A):	IST E F	OF RAN	R NGE	. ( <i>A</i>	\11 F	aci	cage	. Ту	pe:	s)				•	–55	5 to	100 ml +125 <sup>0</sup> to +85 <sup>0</sup>	w C C
DEVICE DISSIPAT FOR TA = FULL OPERATING-TEMP PACKAGE TYPE	ION PER PACKA PERATU D E	R OU GE-TI IRE R	TPUT EMPI RANC	TR RA SE (1	ANS TUR 「A <sup>}</sup> :	IST E F	OF RAN	R NGE	: (A :	AII F	Paci	cage	Ту	pe:	s)					–55	5 to	100 ml	w C C
DEVICE DISSIPAT FOR TA = FULL OPERATING-TEMP PACKAGE TYPE PACKAGE TYPE	ION PER PACKA PERATU D E RATURI	R OU' GE-TI IRE F	TPUT EMPI RANG  NGE	TR ERA SE (1	ANS TUR (A):	SIST REF	OF RAN	R NGE	: (A :	AII F	Paci	cage	Ту	pe:	s)					–55	5 to	100 ml +125 <sup>0</sup> to +85 <sup>0</sup> +150 <sup>0</sup>	w C C C
DEVICE DISSIPAT FOR TA = FULL OPERATING-TEMP PACKAGE TYPE PACKAGE TYPE STORAGE TEMPEI	ION PER PACKA PERATU D E RATURI URE (DI	R OU GE-TI JRE R E RAI URIN	TPUT EMPI RANG  NGE	TR ERA SE (1	ANS TUR (A): g)	IST IE F	OF	R NGE	: ( <i>A</i>		Paci	kage		pe:	s)				٠	-5! -4 -6!	5 to	100 ml +125 <sup>0</sup> to +85 <sup>0</sup>	w C C C

STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^{\circ}$ C, except as noted.

	со	NDITION	IS					
CHARACTERISTIC	v <sub>o</sub>	VIN	v <sub>DD</sub>	C	UNITS			
	(V)	(V)	(V)	Min.	Тур.*	Max.		
Quiescent Device Current, I <sub>L</sub>	_	0, 5	5	_	100	500	μΑ	
Output Low Drive (Sink) Current, IOL (Except XTAL)	0.4	0, 5	5	2	2.4		mA	
XTAL Output, IOL	0.4	0, 5	5	150	200	-	μΑ	
Output High Drive (Source) Current, IOH(Except XTAL	4.6	0, 5	5	1.6	-1.8	-	mA	
XTAL Output, IOH	4.6	0, 5	5	-150	-200	-	μΑ	
Output Voltage Low-Level, VOL	_	0, 5	5	_	0	0.05	V	
Output Voltage High Level, V <sub>OH</sub>	_	0, 5	5	4.95	5	-		
Input Low Voltage, V <sub>IL</sub>	0.5, 4.5	_	5	_	_	1.5	V	
Input High Voltage, V <sub>IH</sub>	0.5, 4.5	_	5	3.5	_	-	_	
Input Leakage Current, I <sub>IN</sub>	Any Input	0, 5	5		±0.1	±1	μΑ	

<sup>\*</sup> Typical values are for T<sub>A</sub> = 25<sup>o</sup>C.

#### CDP1862C Types LD CLK (D) Carlotte State Ellar or thou RESET (2) SELLIFT JOS (8) STP BKG 6 LUM IN (II) CONTROL (IO) SYNC LOGIC XTAL (13) XTAL (4) tall and and the (2) v<sub>SS</sub> At any same Ō. **② (4) @ (** ⊗ v<sub>DD</sub> CHR BKG

Fig. 3 - Functional block diagram.

## SIGNAL DESCRIPTIONS

#### RESET

A low level on this input initializes the internal counters, sets the background color to blue, and sets the dot color to white.

#### **BKG**

A high level on this input enables the background color to be changed when STP is pulsed high. This signal is normally connected to an I/O line of the CDP1802C microprocessor.

# LD CLK

An input signal used to latch the color data information. Color data (RD, BD, GD) is latched on the high-to-low transition of LD CLK when STP = high. This signal is normally connected to CLK OUT through an inverter.

## STP

A high level on this input enables color data latching and sequences background color when BKG = high. This signal is normally connected to the TPB terminal of the CDP1802C microprocessor.

### **CLK OUT**

An output signal, equal to the XTAL frequency divided by four, that provides the overall system synchronization. This signal is normally connected to the CLOCK terminal

of the CDP1802C microprocessor. The inverse of this signal is normally connected to the CDCK terminal of the CDP1861C and the LD CLK terminal of the CDP1862C.

#### SYNC

An input signal used to provide horizontal line synchronization between the CDP1861C and the CDP1862C color signals. This signal is normally connected to the SYNC terminal of the CDP1861C.

# LUM IN

The luminance video input, to which the color information is added. One color block corresponds to eight serial bits of data from this input. This input is normally connected to the VIDEO terminal of the CDP1861C.

# Vss

Negative supply voltage; ground.

## XTAL, XTAL

Terminal connections for an external crystal, in parallel with a resistance (10 megohms typ.) if the on-chip oscillator is utilized. Frequency trimming capacitors may be required at terminals 13 and 14. XTAL is the input for an externally generated single-phase clock.

#### **BURST**

The color reference output, which oscillates at the XTAL frequency divided by 2. This

# CDP1862C Types

signal provides approximately 11 cycles of 3.579545 MHz from the low-to-high transition of SYNC until STP = high. This signal is coupled through an external series RC circuit to the SYNC output of the CDP1861C.

#### RD. BD. GD

The red, blue, and green color data inputs. One of eight colors is latched on the high-to-low transition of  $\overline{LD}$  CLK when STP = high, forming a color block of eight horizontal LUM IN data bits. Only the selected background color appears at the output if LUM IN = low. These inputs are normally connected to the DATA OUT terminals of the color map memory.

#### BKG LUM, R LUM, B LUM, G LUM

These output signals provide background and color luminance information. They are resistively added to the SYNC output of the CDP1861C.

The state of the s

Costa di Tabo da Costa di Cost

ATRICAL Japona Sago Lorent Till Schallprafficon i disco en Lorge Tiller, com and i processo from an

27

A Company of the contract of the second of t

RECTAL CONTRACTOR SHOWER SECTION OF THE

## BKG CHR, R CHR, B CHR, G CHR

These output signals provide background and color chrominance information. They are coupled through an external series RC circuit to the SYNC output of the CDP1861C. Each signal is phase-shifted from the BURST reference signal by the amount necessary for proper color operation.

#### CON

The color data input latch enable signal. After a RESET condition, the internal RD, BD, and GD input latches are held in a reset state, providing a white color output. When CON is pulsed low, the reset state is removed and the latches are enabled, providing color output. This input is normally connected to the gated MWR signal from the CDP1802C.

#### VDD

Positive supply voltage.

of the paper services of the second

Antonio (filosopologico) antonio (filosopologi

cathriston of the control of the con

Brown from the second from the AB few to the

#### THO 3.15

on IIII on found thanks for in 64.

Author borg condition belong warms

paid of other streets or used. Name of
process Africal all statements yellowers

3