
## **Preliminary Data**

CDP1863, CDP1863C



# CMOS 8-Bit Programmable Frequency Generator

#### Features:

- Directly interfaces with CDP1800-series microprocessors
- 256 possible programmable frequencies
- Two clock input predividers (÷ 4 and ÷ 8)
- Gated square-wave output
- Single 4 to 10.5 V supply

The RCA-CDP1863 and CDP1863C CMOS integrated circuits are programmable frequency generators designed to produce 256 possible frequencies from a single-frequency input clock. They will interface directly with the CDP1800-series microprocessor as shown in the system diagram (see Fig. 1).

The CDP1863 and CDP1863C consist of a programmable up-counter and an 8-bit latch (see Fig. 2). An input clock is predivided by a fixed internal counter chain in addition to the programmable counter. The final stage of the device divides the output of the up-counter by two to provide a square-wave output. The input clock may be applied to either of two inputs; CLK1 provides a divide-by-four predivide, and CLK2 a divide-by-eight. The unused input must be tied to V<sub>DD</sub> to avoid interference with the true clock. After the programmable up-counter has reached its maximum count, the next predivided clock pulse will cause it to go to zero. At this time, the output flip-flop toggles and the load flipflop is turned on. The output of the load flip-flop is fed into the NOR gates which allow the divide rate stored in the 8-bit latch to preset the up-counter. Before the next predivided clock pulse clocks this up-counter, the load flip-flop is reset and the NOR gates are turned off. The counter then resumes its up-count. The data at the eight data inputs is latched into the device by the high-to-low transition of CLK1, when STR(STROBE) is high, or by the high-to-low transition of STR, when CLK1 is high.

When using CLK2, CLK1 must be tied to  $V_{DD}$  to permit the STR input to generate the internal latch clock. The 8-bit data in the latch determines the divide rate of the programmable up-counter in the device. This rate may range from divide-by-one to divide-by-256.

A low level on the RESET input resets the up-counter, predividers, and flip-flops, and forces an initial state into the 8-bit data latch. This initial state provides a fixed divide rate for the device prior to running the system. A high level on the RESET input enables the up-counter, predividers, and flip-flops and allows programming a new divide rate into the device.

The CDP1863 and CDP1863C are functionally identical. They differ in that the CDP1863 has an operating voltage range of 4 to 10.5 volts and the CDP1863C has an operating voltage range of 4 to 6.5 volts. Both are supplied in 16-lead hermetic dual-in-line ceramic packages (D suffix) and in 16-lead dual-in-line plastic packages (E suffix).




Fig. 1 — Typical CDP1800-series microprocessor system using the CDP1863 and CDP1863C



## **RCA CMOS LSI Products**

# CDP1863, CDP1863C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Wellers referenced to Ves Terminal	1

DC SUPPLY-VOLTAGE HANGE, (VBb).	
(Voltage referenced to V <sub>SS</sub> Terminal)	
(Voltage referenced to Vss Terminal)  CDP1863  CDP1863C	
CDP1863C	0.5 to V <sub>DD</sub> +0.5 V
CDP1863C INPUT VOLTAGE RANGE, ALL INPUTS.	±10 mA
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE ( $P_0$ ):  For $T_A = -40$ to $+60^{\circ}$ C (PACKAGE TYPE E)	poorly at 12 mW/°C to 200 mW
For $T_A = -55$ to $+100$ °C (PACKAGE TYPE D)	inearly at 12 mw/ C to 200 mw
DEVICE DISSIPATION PER OUTPUT THANSISTOR For T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 11144
	55 10 + 125 0
PACKAGE TYPE E	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max	+ 265° C
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 initi) from case for 10.3 index.	

# STATIC ELECTRICAL CHARACTERISTICS at $T_{\rm A} = -40$ to $+85^{\circ}$ C, except as noted

		CONDITIONS			LIMITS						
CHARACTERISTIC	-	V <sub>o</sub>	VIN	V <sub>DD</sub> (V)	CDP1863			CDP1863C			UNITS
	77.0 u	(V)	(V)		MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	-ensupa
Outpoont Device	0.00			5		50	250	17-1	50	250	μΑ
Quiescent Device		-01 <u>-</u> 10	10	-	250	500	-				
Current, Output Low Drive	10	0.4	0,5	5	1.6	2.2	11 1 1 1 1 1	1.6	2.2	ti i <del>To</del> esi	mA
(Sink) Current,	lou	0.4	0,10	10	3	3.6	_			_	
Output High Drive	TOL	4.5	0,5	5	-1	-1.6	-	-1	-1.6	10 25 110	mA
(Source) Current,	Іон	9.5	0,10	10	-3	-3.6		119	100 - 14	-	
	TOH	_	0,5	5	- 196	0	0.05	_	0	0.05	_ v
Output Voltage Low-Level,	VoL	_	0,10	10	- 1	0	0.05	77-2	-		
Output Voltage			0,5	5	4.95	5		4.95	5		
High-Level,	Voh	_	0,10	10	9.95	10		_			-
Input Low Voltage,		0.5,4.5	m-1	5	L-1-		1.5	-		1.5	4
mpat Low vortage,	VIL	0.5,9.5		10		I   <del>-</del>	3	-			V
Input High Voltage,		0.5,4.5	_	5	3.5		B - 1	3.5			4
input riigii voitago,	VIH	0.5,9.5	72 L	10	7	-		_			-
Input Leakage		Any	0,5	5	_	±0.1	±1	_	±0.1	±1	μΑ
Current,	lin	Input	0,10	10		±0.1	±1	-	_		
Operating	†	-	0,5	5	-	0.67	1	_	0.67	1	_ m/
Current	I <sub>DD</sub> 1‡		0,10	10	444	3.5	4.5				

OPE For i

CHA

Sup Pa Rec Inpu

Inpu an o pose

<sup>\*</sup>Typical values are for  $T_A=25^{\circ}$  C †Measured with CLK1=2 MHz, total divide rate of 8,  $C_L=50$  pF. ‡Measured with CLK1=4 MHz, total divide rate of 8,  $C_L=50$  pF.

### CDP1863, CDP1863C

# OPERATING CONDITIONS at T<sub>A</sub> = 25° C Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges

CHARACTERISTIC	LIMITS						
	CDF	1863	CDP	UNITS			
	MIN.	MAX.	MIN.	MAX.	n Man		
Supply-Voltage Range (At T <sub>A</sub> = Full				1	+		
Package-Temperature Range)	4	10.5	4	6.5	V		
Recommended Input Voltage Range	V <sub>ss</sub>	V <sub>DD</sub>	Vss	V <sub>DD</sub>	V		
Input Signal Rise and Fall Time, tr, tr		• 5	- 33	5	μs		




Fig. 2 — Block diagram for the CDP1863 and CDP1863C.

#### SIGNAL DESCRIPTIONS

### CLK1, CLK2

nout clock which is divided-down by the device to provide in output frequency. The divide rate of the device is composed of a fixed predivide, the programmable divider, and a dvide-by-two output flip-flop which provides a square-wave output. CLK1 is pre-divided by four and CLK2 is pre-vided by eight. The unused CLOCK input must be tied to to avoid interference with the true CLOCK signal. CLK1 ay also be used to latch the eight data inputs.

#### OUT

Square-wave output which is the result of the divided-down input CLOCK. The OUTPUT toggles after the programmable up-counter reaches its maximum value and goes to zero. OUT is held low when OE is low.

#### OE

A high on this input allows OUT to toggle freely. A low on OE holds OUT low.



### CDP1863, CDP1863C

### SIGNAL DESCRIPTIONS (Cont'd.)

#### D10-D17

Data inputs for programming the divide rate of the device. The divide rates programmed into the device are inversely proportional to the output frequencies generated. For example, programming the device with 00<sub>16</sub> causes the programmable up-counter to divide by one, providing the maximum output frequency for any given input clock. Programming an FF<sub>16</sub> results in the maximum divide rate and the minimum output frequency. To determine the frequency generated by a given programmed divide rate, divide the input clock frequency by the decimal equivalent of the programmed divide rate plus one, times the fixed predivide which is 8 for CLK1 or 16 or CLK2:

Input Clock Frequency/[(Programmed Divide Rate + 1)<sub>10</sub> (Fixed Predivide)]

#### STR

Positive pulse used to latch data at the eight inputs into the device. This pulse is gated with CLK1 to form the internal latch clock. When CLK1 is the input clock, the STR input

must be positive during the high-to-low transition of CLK1. When CLK2 is the input clock, CLK1 must be tied to  $V_{DD}$  so that the STR input produces the latch clock.

#### DESET

A low on the RESET input resets all the stages of the predividers and the programmable up-counter and sets an initial divide rate into the latch. This is to provide a standard initial divide rate at the moment the system begins running. A high on RESET enables the counter to run freely and allows programming a new divide rate. The initial state of the up-counter is a divide-by-54 resulting in a total divide rate of 432, after 1024 clock pulses when using CLK1, and 864, after 2048 clock pulses when using CLK2.

V<sub>DD</sub>

Positive supply voltage.

Vss

Negative supply voltage; ground.

#### APPLICATION

The programmable frequency generator is directly compatible with the CDP1802 CMOS microprocessor. In Fig. 1 a simple CDP1802 system using this device is shown. TPB may be used as the input clock. At typical CDP1802 system clock frequencies, using TPB as an input to CLK1 results in nearly every possible output of the device being in the audio range. The Q output of the CDP1802 may be used as the OUTPUT ENABLE (OE) of the device. The eight data inputs are connected to the bidirectional data bus which allows the system memory to provide divide rate data to the device. A single N bit or some decoded output of all the N bits may be used as the STR input to latch data into the device. This involves designating some output instruction of the CDP1802 for providing the STR. The output instruction places the data pointed to by the X register on the bus, while simultaneously pulsing the appropriate N bits. By the internal gating of TPB and STR, when TPB is fed into CLK1, the resulting latch clock terminates while the data is still valid on the 8-bit bus. If TPB is fed into CLK2, it is necessary to provide an external AND gate for the appropriate N bits and TPB, to preserve this timing feature. The same signal that feeds the CLEAR input of the CDP1802 may be used as the RESET signal to this device.

As an example of programming the frequency generator assume a 64 instruction is selected as the output code used to program the device. Let machine register E point to the data to be latched. N2 is the only N bit pulsed by a 64 instruction and may be fed directly to the STR input if TPB is fed to CLK1. An EE instruction makes RE the X register Following this with a 64 instruction puts the data pointed to by RE onto the data bus and raises the N2 bit. TPB, which is within the duration of the N2 pulse, causes the internal latch clock to terminate before the data bus loses validity. The latch in the device continually passes the data inputs through to the outputs of the latch as long as CLK1 and STR are high. Once CLK1 goes low, data is locked in. A 78 instruction then sets the Q line high which, if connected to OE, allows the OUT to toggle at the desired rate.

Code:

EE RE is the X register

64 M(E)→BUS N2 pulsed high

7B Q turned on

# CDP1863, CDP1863C




Fig. 3 — General CLOCK 1 timing diagram.




Fig. 4 — General CLOCK 2 timing diagram.




Fig. 5 — General CDP1800-series microprocessor system timing diagram.



# RCA CMOS LSI Products

# CDP1863, CDP1863C

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_{\rm A}=-40~{
m to}~+85^{\circ}\,{
m C},~V_{\rm DD}\pm5\%,~C_{\rm L}=50~{
m pF}$ 

		LIMITS							
		V <sub>DD</sub>		CDP1863			CDP1863C		
CHARACTERISTIC		(V)	MIN.	TYP.*	MAX. 2 5	MIN.	TYP.* -	2 —	
			=						MHz
Clock 1 Frequency	t <sub>CLK1</sub>	10							14.1.
Clock 2 Frequency	t <sub>CLK2</sub>	5			4	_		4	MHz
		10	_		8	70-4		- n	
		5	250	_		250		_	ns
Clock 1 Width	t <sub>1</sub>	10	100		-	-	_	-	
		5	125	_	10-30	125	J	-	ns
Clock 2 Width	t <sub>2</sub>	10	70			- Div		_	
Older 2 man		5		1	1.7	ATAL	1	1.7	μs
Clock 1 to Clockout	t <sub>CL1</sub>	10	-	0.3	0.5	_	_		
Clock 2 to Clockout	t <sub>CL2</sub>	5	+	0.9	1.2	_	0.9	1.2	μs
		10	_	0.3	0.5				
Clock 2 to Create		5	_	260	375	_	260	375	ns
Reset to Clockout	tola	10	_	130	170	<b>—</b>	_	_	
	toed	5		110	150	_	110	150	ns
OE Delay to Clockout		10		40	70	100-	_		
		5	+	120	160	T -	120	160	ns
Reset Pulse Width	tas	10	+==	60	90	_			
	tos	5		0	20	100000	0	20	ns
Data Setup to Clock 1		10	1 _	0	10				
Data Hold to Clock 1	t <sub>DH</sub>	5	_	75	100	7/-	75	100	ns
		10	_	50	80	_		_	
	t <sub>DSS</sub>	5		0	30		0	30	ns
Data Setup to Strobe		10		0	30	1 11	<u> </u>		
		5		50	100	_	50	100	n:
Data Hold to Strobe	tons	10		40	60				

<sup>\*</sup>Typical values are for  $T_{\text{A}}=25^{\circ}\,\text{C}$  and nominal voltages.




Fig. 6 — Timing diagram for the CDP1863 and CDP1863C.